🎉 Up to 70% Off Selected ItemsShop Sale
HomeStore

Desigh and Performance Analysis of low Latency Based Network-on-Chip Architecture for Multiprocessor system-on-chip

Product image 1
Product image 2

Desigh and Performance Analysis of low Latency Based Network-on-Chip Architecture for Multiprocessor system-on-chip

Desigh and Performance Analysis of low Latency Based Network-on-Chip Architecture for Multiprocessor system-on-chip

Author: Dr.Thatipamula Nagalaxmi

Brand: Abhijeet Publications

Binding: hardcover

Number Of Pages: 144

Release Date: 30-06-2025

EAN: 9789348760722

Languages: English

$1.54

Original: $4.39

-65%
Desigh and Performance Analysis of low Latency Based Network-on-Chip Architecture for Multiprocessor system-on-chip

$4.39

$1.54

Product Information

Shipping & Returns

Description

Author: Dr.Thatipamula Nagalaxmi

Brand: Abhijeet Publications

Binding: hardcover

Number Of Pages: 144

Release Date: 30-06-2025

EAN: 9789348760722

Languages: English

Desigh and Performance Analysis of low Latency Based Network-on-Chip Architecture for Multiprocessor system-on-chip | Explore Millions of Books